

REPORT DOCUMENTATION PAGE			Form Approved OMB NO. 0704-0188	
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comment regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.				
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE 10/16/97	3. REPORT TYPE AND DATES COVERED Final Progress: 5/1/98 - 7/31/97		
4. TITLE AND SUBTITLE High-Frequency Integrated Circuits for Communication Systems		5. FUNDING NUMBERS DAAH04-93-G-0200		
6. AUTHOR(S) Robert G. Meyer Bernhard Boser				
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Regents of the University of California c/o Sponsored Projects Office 336 Sproul Hall Berkeley, CA 94720-5940		8. PERFORMING ORGANIZATION REPORT NUMBER 442427-23021		
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) U.S. Army Research Office P.O. Box 12211 Research Triangle Park, NC 27709-2211		10. SPONSORING / MONITORING AGENCY REPORT NUMBER ARO 30862.12-EL		
11. SUPPLEMENTARY NOTES The views, opinions and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy or decision, unless so designated by other documentation.				
12a. DISTRIBUTION / AVAILABILITY STATEMENT Approved for public release; distribution unlimited.				
13. ABSTRACT (Maximum 200 words) This research was directed towards realization of Si monolithic microwave communication transceivers. New theoretical methods were developed for the analysis of noise and distortion phenomena in nonlinear communication circuits such as low-noise amplifiers (LNAs) in the over-driven condition, mixers, oscillators and detectors. Using these techniques new circuit topologies were synthesized for the realization of various essential transceiver functions, and prototype circuits were built in state-of-the-art Si monolithic processes and experimentally evaluated. New CAD approaches to the problem of mixer noise analysis were created which allow combination of large-signal time-varying circuit elements plus time-varying noise sources to be analyzed. Using this tool a new mixer topology in Si BiCMOS technology was synthesized with extremely wide dynamic range. The use of on-chip monolithic inductors allowed incorporation of a new tuned local-oscillator (LO) buffer circuit which added important degrees of freedom to the mixer realization. DMIC QUALITY INSPECTED 4				
14. SUBJECT TERMS High-frequency integrated circuits, communications receivers, wide-dynamic-range mixers, monolithic inductors, transformer, substrate coupling		15. NUMBER IF PAGES 5		
		16. PRICE CODE n/a		
17. SECURITY CLASSIFICATION OR REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT UL	

High-Frequency Integrated Circuits for Communication Systems

Final Progress Report

**Robert G. Meyer
Bernhard Boser**

October 16, 1997

U.S. Army Research Office

Grant No. DAAH04-93-G-0200

University of California, Berkeley

**Approved for Public Release:
Distribution Unlimited**

THE VIEWS, OPINIONS AND/OR FINDINGS CONTAINED IN THIS REPORT ARE
THOSE OF THE AUTHORS AND SHOULD NOT BE CONSTRUED AS AN
OFFICIAL DEPARTMENT OF THE ARMY POSITION, POLICY, OR DECISION,
UNLESS SO DESIGNATED BY OTHER DOCUMENTATION.

Final Report for ARO Grant DAAH04-93-G-0200

Abstract

This research was directed towards realization of Si monolithic microwave communication transceivers. New theoretical methods were developed for the analysis of noise and distortion phenomena in nonlinear communication circuits such as low-noise amplifiers (LNAs) in the over-driven condition, mixers, oscillators and detectors. Using these techniques new circuit topologies were synthesized for the realization of various essential transceiver functions, and prototype circuits were built in state-of-the-art Si monolithic processes and experimentally evaluated. New CAD approaches to the problem of mixer noise analysis were created which allow combination of large-signal time-varying circuit elements plus time-varying noise sources to be analyzed. Using this tool a new mixer topology in Si BiCMOS technology was synthesized with extremely wide dynamic range. The use of on-chip monolithic inductors allowed incorporation of a new tuned local-oscillator (LO) buffer circuit which added important degrees of freedom to the mixer realization.

The focus of this research was on the realization of Si monolithic microwave communication transceivers. Our approach was multi-faceted. We developed new theoretical methods for the analysis of noise and distortion phenomena in nonlinear communication circuits such as low-noise amplifiers (LNAs) in the overdriven condition, mixers, oscillators and detectors. Using these techniques we synthesized and developed new circuit topologies for the realization of various essential transceiver functions, and then built and tested prototype circuits in state-of-the-art Si monolithic processes.

Mixers are important elements in communication transceivers. They perform the crucial function of frequency translation and are often the limiting element in setting both the noise figure and large-signal behavior (intermodulation and gain compression point) of the radio frequency (RF) front end. Noise analysis in mixers is complicated by the fact that the mixing process inherently requires large-signal operation of the active devices and this precludes the usual linearized approach to noise analysis. In addition, mixers based on the Gilbert Quad approach (whether using FET or bipolar active devices) contain time-varying noise sources connected across time-varying nonlinear impedances. These factors create significant complexity in the noise analysis.

Our research on monolithic mixers resulted in the development [9] of new CAD approaches to the problem of mixer noise analysis. Any combination of large-signal time-varying circuit elements plus time-varying noise sources can be analyzed. Using this tool we developed design approaches to achieve optimum performance in Gilbert-cell-based HF switching mixers. We have synthesized a new mixer topology in Si BiCMOS technology with extremely wide dynamic range. The use of on-chip monolithic inductors has allowed incorporation of a new tuned local-oscillator (LO) buffer circuit which adds important degrees of freedom to the mixer realization. Test circuits were laid out in an advanced BiCMOS technology and experimental evaluation of the test chips verified our theoretical results.

A primary goal of our research program was to find optimum paths to the realization of RF transceivers with extremely high levels of integration. We made major advances in this direction with the synthesis and fabrication [10] of a unique monolithic integrated circuit (IC) incorporating a substantial portion of the high-frequency function of a personal communication receiver. Many new concepts for RF circuits which have since become widely accepted were introduced, such as battery power-saving techniques and on-chip compensation against environmental effects such as ambient temperature and battery voltage fluctuation. The critical issues of interaction between the electronic circuit and its environment when using low-cost packaging techniques were addressed. A number of new strategies with wide application were devised for incorporating the package environment into the chip design. The influence of package-related inductive and capacitive coupling on overall circuit performance was investigated and characterized. Methods of minimizing the deleterious effects of the package were devised and circumstances where the package itself has a beneficial effect were identified and quantified. In particular, the influence of package-related supply-line inductance was characterized and various methods of on-chip supply-line bypassing were devised and implemented.

Our research on the realization of circuits with higher levels of RF integration showed that the integrated-circuit substrate can have an influence on circuit performance comparable to, or even greater than, the packaging issues described above. We found numerous instances where both theory and experiment indicated extensive circuit interaction via substrate coupling. The need to characterize and quantify these effects led us to develop new, highly-efficient algorithms for the simulation of these effects in practical RF integrated circuits [14]. The CAD program we developed takes as its input the surface layout dimensions and locations of the IC components together with substrate and device doping data. Coupling down to the substrate from arbitrary numbers of micron-sized regions is readily handled, as is the computation of pickup in adjacent

and remote regions of the chip. A lumped network representing substrate coupling is produced and layed under the electrical schematic of the circuit itself with appropriate connections between the two. The package model is then added to surround the circuit and substrate. Use of this tool has enabled us to obtain very close agreement between simulation and measured circuit performance in the presence of substrate effects. Substrate coupling in different types of substrates was analyzed and the utility of substrate guard rings was explored and defined. These results were verified by measurements on a comprehensive test chip containing many different elements with a wide range of spatial orientation. An interesting finding ws that the current widespread practice of including substrate taps more or less at random on a chip in an attempt to minimize coupling usually results in an *increase* in the problem rather than improved performance. The efficiency of these algorithms is such (orders of magnitude faster than simple schemes) that computer optimization of layouts for coupling minimization is a practical goal.

Our research in the area of low-noise high-frequency monolithic amplifiers (LNAs) led to the identification of new mechanisms limiting the large-signal performance of such circuits [13]. We showed theoretically and verified experimentally that the blocking performance of RF LNAs is directly related to the second-order intercept performance as well as the third-order intercept. Blocking performance is an important system parameter which specifies the ability of an amplifier to remain functional in the presence of large, unwanted, interfering signals. Because of the pressure to allow the maximum number of users in wireless communication systems, the problem of accidental interference from adjacent channels is a constant and growing issue. In military communication systems the interferer may be deliberately generated. The effect of third-order intermodulation products in reducing system sensitivity has long been realized, but second-order intermodulation performance is rarely specified. We showed that low-frequency noise mixed via second-order mechanisms against a single close-in interferer can have major impact on system sensitivity. Amplifier design techniques to minimize these effects were devised and quantified.

Accurate detection of on-chip signal amplitude levels is an important tool in the design of precision RF monolithic systems. This signal-level information is used to active automatic-gain-control (agc) loops, received-signal-strength indicators (RSSI) and potentially may be used to adaptively adjust on-chip circuit parameters to optimize noise and overload behavior in real time. Our research in this area led to the development and characterization of a new low-power temperature-compensated precision on-chip amplitude detector [11]. Theoretical calculations produced closed-form expressions for the detected output signal as a function of RF input and circuit parameters. Computer simulation and high-frequency measurements verified these results.

A major research topic in this program has been the realization and exploitation of on-chip inductive elements in standard silicon technologies. The successful incorporation of on-chip inductors into Si ICs in the gigahertz frequency range has resulted in major improvements in RF performance and major reductions in power dissipation. Since we introduced this concept under ARO sponsorship in 1990 many groups around the world in industry and academia have recognized its potential and incorporated on-chip inductors in a variety of Si-based applications. As part of this research project we developed CAD tools for on-chip inductor design which have generated great interest in the RF circuit-design community.

Publications and References.

Ph.D. Dissertations under Grant DAAH04-93-G-0200

1. C. Hull, "Analysis and Optimization of Monolithic RF Downconversion Receivers," 1993.
2. C. Keys, "Low Distortion Mixers for RF Communications," 1995.
3. R. Gharpurey, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," 1995.
4. K.L. Fong, "Design and Optimization Techniques for Monolithic RF Downconversion Mixers," 1997.

M.S. Reports under Grant DAAH04-93-G-0200

5. R. Chu, "A 200 MHz BiCMOS Variable-Gain Preamplifier," 1993.
6. J.L. Tham, "Integrated RF LC Voltage-Controlled Oscillators," 1995.
7. P. Pirapoksombut, "An RF Variable-Gain Amplifier," 1995.
8. A. Niknejad, "Design and Analysis of Inductors and Transformers for RF Si ICs," 1997.

Publications under Grant DAAH04-93-G-0200

9. C.D. Hull and R.G. Meyer, "A Systematic Approach to the Analysis of Noise in Mixers," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Vol. 40, No. 12, December 1993, pp. 909-919.
10. R.G. Meyer and W.D. Mack, "A 1-GHz BiCMOS RF Front-End IC," *IEEE Journal of Solid-State Circuits*, Vol. 29, No. 3, March 1994, pp. 350-355.
11. R.G. Meyer, "Low-Power Monolithic RF Peak Detector Analysis," *IEEE Journal of Solid-State Circuits*, Vol. 30, No. 1, January 1995, pp. 65-67.
12. P.R. Gray and R.G. Meyer, "Future Directions in Silicon ICs for RF Personal Communications," *IEEE Custom Integrated Circuits Conference Digest*, May 1995, pp. 83-90.
13. R.G. Meyer and A. Wong, "Blocking and Desensitization in RF Amplifiers," *IEEE Journal of Solid-State Circuits*, Vol. 30, No. 8, August 1995, pp. 944-946.
14. R. Gharpurey and R.G. Meyer, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," *IEEE Journal of Solid-State Circuits*, Vol. 31, No. 3, March 1996, pp. 344-353.
15. R. Gharpurey and R.G. Meyer, "Analysis and Simulation of Substrate Coupling in Integrated Circuits," *International Journal of Circuit Theory and Applications*, Vol. 23, No. 4, July-August 1995, pp. 381-394.
16. A.M. Niknejad and R.G. Meyer, "Analysis and Optimization of Monolithic Inductors and

Transformers for RF ICs," *IEEE 1997 CICC Digest*, pp. 375-378.

17. K.L. Fong and R.G. Meyer, "A 2.4 GHz Monolithic Mixer for Wireless LAN Applications," *IEEE 1997 CICC Digest*, pp. 185-188.
18. K.L. Fong, C.D. Hull and R.G. Meyer, "A Class AB Monolithic Mixer for 900 MHz Applications," *IEEE Journal of Solid-State Circuits*, Vol. 32, No. 8, August 1997, pp. 1166-1172.